

i.MX 93 Applications Processor Family – Arm® Cortex®-A55, ML Acceleration, Power Efficient MPU

i.MX93

Last Updated: May 6, 2024

i.MX 93 applications processors deliver efficient machine learning (ML) acceleration and advanced security with integrated EdgeLock® secure enclave to support energy-efficient edge computing.

The i.MX 93 applications processors are the first in the i.MX portfolio to integrate the scalable Arm Cortex-A55 core, bringing performance and energy efficiency to Linux®-based edge applications and the Arm Ethos™-U65 microNPU, enabling developers to create more capable, cost-effective and energy-efficient ML applications.

Optimizing performance and power efficiency for Industrial, IoT and automotive devices, i.MX 93 processors are built with NXP's innovative Energy Flex architecture. The SoCs offer a rich set of peripherals targeting automotive, industrial and consumer IoT market segments.

Part of the EdgeVerse[™] portfolio of intelligent edge solutions, the i.MX 93 family will be offered in commercial, industrial, extended industrial and automotive level qualification and backed by NXP's product longevity program.

i.MX 93 Processors Family Block Diagram

System Clock		i.MX 935x/933x Main CPU		Exto	11 mm x 11 mm p External DRAM	
Oscillator					X16 LPDDR4/LPDDR4X (Inline ECC)	
Coondictor		2x Arm [®] Cortex [®] -A55 32 kB I-cache 32 kB D-cache		XTO LF DDI(4/L		
PLLs		NEON 64 kB L2 Cache FPU				
		256 kB L3 Cache (ECC)		1		
		Low Power I	Real Time Domain			
System Control		Low Power Security MCU			Connectivity and I/O	
DMA		Arm Cortex-M33		UART/USA	UART/USART x2, SPI x2	
Watchdog, Periodic Timer		16 kB+16 kB Code+Sys Cache		l ² C x	I ² C x2, I3C	
Timer/PWM x2, Timer x2		FPU	MPU NVIC	CA	CAN-FD	
Temperature Sensor		256 kB TCM/OCRAM w/ECC		2-lane I ² S	2-lane I ² S TDM Tx/Rx	
				8-ch PDN	8-ch PDM Mic Input	
				M	MQS	
		EdgeLock	Secure Enclave			
Crypto	Tamper Detection	Secure Clock	Secure Boot	eFuse Key Storage	Random Number	
		Fle	x Domain			
System Control		ML and Multimedia		Connect	Connectivity and I/O	
DMA		5-lane I ² S TDM Tx/Rx, SPDIF			UART/USART x6, SPI x6	
Watchdog x3, Periodic Timer		8 bpp Parallel YUV/RGB Camera		l²C x	I ² C x6, I3C	
Watchdog x3, F	Timer/PWM x2, Timer x2		24 bpp Parallel RGB Display		CAN-FD	
	Secure JTAG		2D Graphics		FlexIO x2	
Timer/PWM x	JIAG					
Timer/PWM x Secure		High-eff	iciency NPU	ADC (4-cha	annel, 12-bit)	
Timer/PWM > Secure Mer	nory				annel, 12-bit) ernet (1 w/TSN)	
Timer/PWM × Secure Mer 3x SD/SDIO 3	nory .0/eMMC 5.1	MIPI-CSI	iciency NPU	2x Gigabit Eth	. ,	
Timer/PWM > Secure Mer	nory .0/eMMC 5.1 w/Inline Crypto	MIPI-CSI MIPI-DSI	iciency NPU 2-lane w/PHY	2x Gigabit Eth	ernet (1 w/TSN)	

View additional information for i.MX 93 Applications Processor Family – Arm® Cortex®-A55, ML Acceleration, Power Efficient MPU.

Note: The information on this document is subject to change without notice.

www.nxp.com

NXP and the NXP logo are trademarks of NXP B.V. All other product or service names are the property of their respective owners. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. © 2024 NXP B.V.